Tag: Branch: Tree: f45a12439a

2.4

3.4

4.x

5.x

master

next

2.2

2.3.0

2.3.1

2.4.0

2.4.1

2.4.10

2.4.10.1

2.4.10.2

2.4.10.3

2.4.10.4

2.4.11

2.4.12

2.4.12.1

2.4.12.2

2.4.12.3

2.4.13

2.4.13.1

2.4.13.2

2.4.13.3

2.4.13.4

2.4.13.5

2.4.13.6

2.4.13.7

2.4.2

2.4.3

2.4.3-rc

2.4.3.1

2.4.3.2

2.4.4

2.4.4-beta

2.4.5

2.4.6

2.4.6.1

2.4.6.2

2.4.6.2-rc1

2.4.6.2r2

2.4.6.2r3

2.4.7

2.4.7-rc1

2.4.7.1

2.4.7.2

2.4.8

2.4.8.1

2.4.8.2

2.4.8.3

2.4.9

2.4.9.1

3.0-ocl-tech-preview

3.0-ocl-tp2

3.0.0

3.0.0-alpha

3.0.0-beta

3.0.0-rc1

3.1.0

3.2.0

3.2.0-rc

3.3.0

3.3.0-cvsdk

3.3.0-rc

3.3.1

3.3.1-cvsdk

3.4.0

3.4.0-rc

3.4.1

3.4.1-cvsdk

3.4.10

3.4.11

3.4.12

3.4.13

3.4.14

3.4.15

3.4.16

3.4.17

3.4.18

3.4.19

3.4.2

3.4.2-openvino

3.4.20

3.4.3

3.4.3-openvino

3.4.4

3.4.5

3.4.6

3.4.7

3.4.8

3.4.9

4.0.0

4.0.0-alpha

4.0.0-beta

4.0.0-openvino

4.0.0-rc

4.0.1

4.0.1-openvino

4.1.0

4.1.0-openvino

4.1.1

4.1.1-openvino

4.1.2

4.1.2-openvino

4.10.0

4.10.0-kleidicv

4.11.0

4.2.0

4.2.0-openvino

4.3.0

4.3.0-openvino

4.3.0-openvino-2020.3.0

4.4.0

4.4.0-openvino

4.5.0

4.5.0-openvino

4.5.1

4.5.1-openvino

4.5.2

4.5.2-openvino

4.5.3

4.5.3-openvino

4.5.3-openvino-2021.4.1

4.5.3-openvino-2021.4.2

4.5.4

4.5.5

4.5.5-openvino-2022.1.0

4.6.0

4.7.0

4.8.0

4.8.1

4.9.0

5.0.0-alpha

Branches Tags

${ item.name }

Create tag ${ searchTerm }

Create branch ${ searchTerm }

from 'f45a12439a'

${ noResults }

Commit Graph

7 Commits (f45a12439ad2cd4aed10f21efd9ce6747bebbefc)

Author	SHA1	Message	Date
zihaomu	f45a12439a	fix depth wise issue.	2 years ago
zihaomu	840b1d5c94	add depthwise add fuse	2 years ago
zihaomu	71c6339af0	remove old convolution branch, and optimize conv3d and conv1d.	2 years ago
Zihao Mu	cee8c86b6e	fixed bug at winograd of SIMD128 and more robust code.	3 years ago
Zihao Mu	0fa43e3aac	Optimize the winograd futher more.	3 years ago
HAN Liutong	e2bfe0ce76	Use "#if" instead of "#ifdef" for CV_SIMD128.	3 years ago
Zihao Mu	59b870a87a	Merge pull request #21910 from zihaomu:fast_conv_ARM ... DNN: Accelerating convolution * Fast Conv of ARM, X86 and universal intrinsics. * improve code style. * error fixed. * improve the License * optimize memory allocated and Adjust the threshold. * change FasterRCNN_vgg16 to 2GB memory.	3 years ago