|
|
|
@ -196,6 +196,10 @@ |
|
|
|
|
# define ITT_ARCH_PPC64 5 |
|
|
|
|
#endif /* ITT_ARCH_PPC64 */ |
|
|
|
|
|
|
|
|
|
#ifndef ITT_ARCH_AARCH64 /* 64-bit ARM */ |
|
|
|
|
# define ITT_ARCH_AARCH64 6 |
|
|
|
|
#endif /* ITT_ARCH_AARCH64 */ |
|
|
|
|
|
|
|
|
|
#ifndef ITT_ARCH |
|
|
|
|
# if defined _M_IX86 || defined __i386__ |
|
|
|
|
# define ITT_ARCH ITT_ARCH_IA32 |
|
|
|
@ -205,6 +209,8 @@ |
|
|
|
|
# define ITT_ARCH ITT_ARCH_IA64 |
|
|
|
|
# elif defined _M_ARM || defined __arm__ |
|
|
|
|
# define ITT_ARCH ITT_ARCH_ARM |
|
|
|
|
# elif defined __aarch64__ |
|
|
|
|
# define ITT_ARCH ITT_ARCH_AARCH64 |
|
|
|
|
# elif defined __powerpc64__ |
|
|
|
|
# define ITT_ARCH ITT_ARCH_PPC64 |
|
|
|
|
# endif |
|
|
|
@ -359,7 +365,7 @@ ITT_INLINE long __TBB_machine_fetchadd4(volatile void* ptr, long addend) |
|
|
|
|
: "memory"); |
|
|
|
|
return result; |
|
|
|
|
} |
|
|
|
|
#elif ITT_ARCH==ITT_ARCH_ARM || ITT_ARCH==ITT_ARCH_PPC64 |
|
|
|
|
#elif ITT_ARCH==ITT_ARCH_ARM || ITT_ARCH==ITT_ARCH_AARCH64 || ITT_ARCH==ITT_ARCH_PPC64 |
|
|
|
|
#define __TBB_machine_fetchadd4(addr, val) __sync_fetch_and_add(addr, val) |
|
|
|
|
#endif /* ITT_ARCH==ITT_ARCH_IA64 */ |
|
|
|
|
#ifndef ITT_SIMPLE_INIT |
|
|
|
|