Chiebot-Mirror
/
meson
mirror of https://github.com/mesonbuild/meson.git
8
0
Fork 0
Code Issues Projects Releases Wiki Activity
The Meson Build System http://mesonbuild.com/
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
5055 Commits
76 Branches
171 Tags
74 MiB
 
 
 
 
 
 
Tag: Branch: Tree: e0ec5491a0
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'e0ec5491a0'
${ noResults }
meson/docs/markdown/Icestorm-module.md

956 B
Raw Blame History Escape

Unstable SIMD module

This module provides is available since version 0.45.0.

Note: this module is unstable. It is only provided as a technology preview. Its API may change in arbitrary ways between releases or it might be removed from Meson altogether.

Usage

This module provides an experimental to create FPGA bitstreams using the IceStorm suite of tools.

The module exposes only one method called project and it is used like this:

is.project('projname',
  <verilog files>,
  constraint_file : <pcf file>,
)

The input to this function is the set of Verilog files and a constraint file. This produces output files called projname.asc, projname.blif and projname.bin. In addition it creates two run targets called projname-time for running timing analysis and projname-upload that uploads the generated bitstream to an FPGA devide using the iceprog programming executable.