Nguyen Anh Quynh
|
22ea683583
|
only verify x86_prefix[0] for x86 arch. bug reported by @pancake
|
11 years ago |
|
Nguyen Anh Quynh
|
1d3100ad5b
|
only verify x86_prefix[0] for x86 arch. bug reported by @pancake
|
11 years ago |
|
Nguyen Anh Quynh
|
9f6ed7155a
|
x86: add @rex to cs_x86 struct. updated python & java binding for this change
|
11 years ago |
Guillaume Jeanne
|
58fe9716d9
|
ocaml: simplification in ocaml.c: op_count variable
|
11 years ago |
|
Guillaume Jeanne
|
da1c2d0d7d
|
ocaml: ppc test is working
|
11 years ago |
|
Guillaume Jeanne
|
e002ac7b10
|
ocaml: add support of ppc
|
11 years ago |
|
Guillaume Jeanne
|
2147194e1f
|
ocaml: add ppc.ml with all ppc const
|
11 years ago |
|
Nguyen Anh Quynh
|
32e2c6c9c7
|
x86: address-size prefix should override RIP relative address in x64 mode. bug reported by @hlide
|
11 years ago |
|
Nguyen Anh Quynh
|
ed6b8c5a96
|
x86: address-size prefix should override RIP relative address in x64 mode. bug reported by @hlide
|
11 years ago |
|
Nguyen Anh Quynh
|
656ebc9625
|
x86: handle RIP relative addressing in 64bit mode properly. bug reported by @hlide
|
11 years ago |
|
Nguyen Anh Quynh
|
af6db2afe8
|
x86: handle RIP relative addressing in 64bit mode properly. bug reported by @hlide
|
11 years ago |
|
Nguyen Anh Quynh
|
af6825a480
|
Merge branch 'next' of https://github.com/aquynh/capstone into next
|
11 years ago |
|
Nguyen Anh Quynh
|
e9476ae696
|
update bindings/README for C++ binding
|
11 years ago |
|
Nguyen Anh Quynh
|
7ef3700550
|
x86: SHL reg, 1 has one too many operands. bug reported by Sean Heelan
|
11 years ago |
|
Guillaume Jeanne
|
7ce90f1649
|
ocaml: update reg/inst/group const in x86
|
11 years ago |
|
Guillaume Jeanne
|
0a50980831
|
ocaml: update reg/inst/group const in mips
|
11 years ago |
|
Guillaume Jeanne
|
e2cb91d866
|
ocaml: update reg/inst/group const in arm
|
11 years ago |
|
Guillaume Jeanne
|
d157775c20
|
ocaml: update reg/inst/group const in arm64
|
11 years ago |
|
Nguyen Anh Quynh
|
7178cd0e6f
|
Merge branch 'next' into opsize
|
11 years ago |
|
Nguyen Anh Quynh
|
078f833da7
|
update CREDITS.TXT
|
11 years ago |
|
Nguyen Anh Quynh
|
28b1f49b39
|
ocaml: update README
|
11 years ago |
|
Nguyen Anh Quynh
|
a3676e31b5
|
update .gitignore for Ocaml binding
|
11 years ago |
|
Guillaume Jeanne
|
cece24e426
|
working OCaml bindings
|
11 years ago |
|
Nguyen Anh Quynh
|
1a66fecdbc
|
x86: support avx_sae & avx_rm in cs_x86 struct. this also updates Python & Java bindings following the core's change
|
11 years ago |
|
Nguyen Anh Quynh
|
7de200afee
|
python & java: update after the last change in the core on avx_zero_opmask
|
11 years ago |
|
Nguyen Anh Quynh
|
12e6e31389
|
x86: rename zero_opmask of cs_x86_op to avx_zero_opmask
|
11 years ago |
|
Nguyen Anh Quynh
|
2b338ce65a
|
x86: update some comments on x86.h
|
11 years ago |
|
Nguyen Anh Quynh
|
92a3d4c079
|
x86: add AVX's zero_opmask to cs_x86_op struct. updated Python & Java bindings for this change
|
11 years ago |
|
Nguyen Anh Quynh
|
f1ec52628e
|
x86: provide size for X86_OP_IMM operand. thank Gabriel Quadros for some suggestions
|
11 years ago |
|
Nguyen Anh Quynh
|
e1aba1703f
|
x86: fix all {cc} instructions to have correct instruction ID
|
11 years ago |
|
Nguyen Anh Quynh
|
4c5eabc32b
|
x86: support SSE_CC & AVX_CC in cs_x86 struct. this also updates Python & Java bindings
|
11 years ago |
|
Nguyen Anh Quynh
|
0de6783d49
|
python: print instruction's basic info from print_detail() of test_detail.py
|
11 years ago |
|
Nguyen Anh Quynh
|
0d716450fc
|
x86: add avx_bcast to cs_x86_op to support AVX512 instructions. this also updates Python & Java binding
|
11 years ago |
|
Nguyen Anh Quynh
|
eeb06902ed
|
java: update X86 after the last change in the core
|
11 years ago |
|
Nguyen Anh Quynh
|
bb6440c5ef
|
x86: extend cs_x86.opcode to 4 bytes to contain EVEX opcode. this also updates Python binding following this interface change
|
11 years ago |
|
Nguyen Anh Quynh
|
15b746fe4f
|
x86: op_addReg() & op_addImm() only work when detail mode is ON
|
11 years ago |
|
Nguyen Anh Quynh
|
c74ec28691
|
x86: LEA for 16bit register should have pointer size of word, not dword. bug reported by Gabriel Quadros
|
11 years ago |
|
Nguyen Anh Quynh
|
d29aa6235a
|
x86: correct comments on x86_op_mem.scale
|
11 years ago |
|
Nguyen Anh Quynh
|
0467842205
|
java: update X86 binding after the last update in the core
|
11 years ago |
|
Nguyen Anh Quynh
|
14ba46bfab
|
x86: add segment to x86_op_mem struct. this fixes a bug in generating detail for instructions with segment override. bug reported by Sean Heelan.
|
11 years ago |
|
Nguyen Anh Quynh
|
d948dd42b8
|
tests/test_x86: prefix[] size is now 4, not 5
|
11 years ago |
|
Nguyen Anh Quynh
|
f3a9659cd5
|
python & java: update x86 following the last update in core
|
11 years ago |
|
Nguyen Anh Quynh
|
fb15221666
|
x86: cs_x86.prefix[] should have size 4, not 5
|
11 years ago |
|
Nguyen Anh Quynh
|
eb2f3fb85a
|
x86: properly reset prefixPresent for prefix0/1 group
|
11 years ago |
|
Nguyen Anh Quynh
|
5a7f409dec
|
set @insn to NULL on error in cs_disasm_ex()
|
11 years ago |
|
Nguyen Anh Quynh
|
dab17fd0b1
|
set @insn to NULL on error in cs_disasm_ex()
|
11 years ago |
|
Nguyen Anh Quynh
|
11bb56f04d
|
Merge branch 'opsize' of https://github.com/aquynh/capstone into opsize
|
11 years ago |
|
Nguyen Anh Quynh
|
369ecf66f6
|
Merge branch 'next' into opsize
|
11 years ago |
|
Nguyen Anh Quynh
|
6c182aedcf
|
fix a memleaking issue in cs_disasm_ex() where memory was not freed when input code is illegit
|
11 years ago |
|
Nguyen Anh Quynh
|
09132bf5d6
|
Merge branch 'next' into opsize
|
11 years ago |
