Nguyen Anh Quynh
|
f1ec52628e
|
x86: provide size for X86_OP_IMM operand. thank Gabriel Quadros for some suggestions
|
11 years ago |
|
Nguyen Anh Quynh
|
1085073f8f
|
x86: remove disp_size, imm_size, op_size. add size to each operand. thanks Gabriel Quadros for some nice ideas
|
11 years ago |
|
Nguyen Anh Quynh
|
b287301ef4
|
bump number of operands supported by MCInst to 48. this fixes a segfault in ARM
|
11 years ago |
|
Nguyen Anh Quynh
|
495295ecd4
|
MCInst_Init() is arch-independent
|
11 years ago |
|
Nguyen Anh Quynh
|
370b7d7d4e
|
remove unused MCInst/MCOperand functions
|
11 years ago |
|
Nguyen Anh Quynh
|
264ca37ad8
|
MCInst_addOperand2() does not need to return value
|
11 years ago |
|
Nguyen Anh Quynh
|
215e76b223
|
ppc: use MCInst_insert0() instead of MCInst_insert() to avoid malloc/free
|
11 years ago |
|
Nguyen Anh Quynh
|
0f648ea3e8
|
arm: use CreateImm0() & CreateReg0() to create MCOperand* to avoid using malloc/free to improve performance
|
11 years ago |
|
Nguyen Anh Quynh
|
29fd0f6405
|
fix all the code in other non-X86 archs after the change made by commit 5329a6ffd4
|
11 years ago |
|
Nguyen Anh Quynh
|
5329a6ffd4
|
directly update cs_insn from MCInst interface to avoid multiple memcpy()
|
11 years ago |
|
Nguyen Anh Quynh
|
30c065998b
|
optimize memset() of MCInst_Init()
|
11 years ago |
|
Nguyen Anh Quynh
|
99e69e1868
|
remove a redundant call to memset() in cs_disasm_ex()
|
11 years ago |
|
Nguyen Anh Quynh
|
cf0813809a
|
x86: more simplification on managing MCOperand. this also fixes a bug in handling memory reference instructions
|
11 years ago |
|
Nguyen Anh Quynh
|
937e48314c
|
x86: avoid malloc/free MCOperand with new API of MCInst: MCInst_addOperand0, MCInst_CreateReg0, MCInst_CreateImm0
|
11 years ago |
|
Nguyen Anh Quynh
|
46b6693d36
|
x86: save prefixes to avoid expensive copying loop. based on idea of Dang Hoang Vu
|
11 years ago |
|
Nguyen Anh Quynh
|
c80d840ffc
|
add XCore architecture
|
11 years ago |
|
Nguyen Anh Quynh
|
c5cad6cab3
|
avoid using stdbool.h to support compilers without C99 support
|
11 years ago |
|
Nguyen Anh Quynh
|
45c77aeadd
|
x86: handle tricky instructions related to MULPD at http://habrahabr.ru/company/intel/blog/200658/
|
11 years ago |
|
Nguyen Anh Quynh
|
a5ffdc3a80
|
x86: properly handle LOCK/REP in the core, so remove buch of hacks
|
11 years ago |
|
Nguyen Anh Quynh
|
6023ef7843
|
Disassembler -> Disassembly
|
11 years ago |
|
Nguyen Anh Quynh
|
2be9b8791a
|
x86: do not print negative immediate. request of Le Dinh Long
|
11 years ago |
|
Nguyen Anh Quynh
|
e51cf36636
|
x86: do not print negative immediate. request of Le Dinh Long
|
11 years ago |
|
Nguyen Anh Quynh
|
13f40d26a2
|
x86: upgrade core
|
11 years ago |
|
Nguyen Anh Quynh
|
48a14ca4ce
|
add SystemZ arch
|
11 years ago |
|
Nguyen Anh Quynh
|
05e27138ae
|
core: add Sparc arch
|
11 years ago |
|
Nguyen Anh Quynh
|
0636f68331
|
increase size of @op_str to 160 to contain long operand string of some Neon Arm instructions
|
11 years ago |
|
Nguyen Anh Quynh
|
3d56b823ed
|
extend @op_str of cs_insn_flat following the core change
|
11 years ago |
|
Nguyen Anh Quynh
|
ae3649ff71
|
rename some C header guards to be without _ as prefix to follow naming convention of C language. suggested by Markus Elfring
|
11 years ago |
|
Nguyen Anh Quynh
|
42c6b1acc7
|
initial support for PPC
|
11 years ago |
|
Nguyen Anh Quynh
|
4fe224b1ed
|
change API cs_disasm_dyn(): break cs_insn into 2 structures, and put all details into new structure cs_detail. this break API compatibility
|
11 years ago |
|
Nguyen Anh Quynh
|
a209e67f8a
|
support to turn on/off building instruction details
|
11 years ago |
|
Nguyen Anh Quynh
|
6b7abe3c81
|
arm64: handle alias insn in a better way, and add support for MNEG. bug reported by Patroklos Argyroudis
|
11 years ago |
|
Nguyen Anh Quynh
|
26ee41aa67
|
initial import
|
11 years ago |
