Tag: Branch: Tree: 36567558b7

_v3_old

autosync

master

maven

neo

next

test2

v2

v3

v4

v5

1.0

2.0

2.0-rc1

2.1

2.1-rc1

2.1.1

2.1.2

3.0

3.0-rc1

3.0-rc2

3.0-rc3

3.0.1

3.0.1-rc1

3.0.1-rc2

3.0.2

3.0.3

3.0.3-rc1

3.0.4

3.0.5

3.0.5-rc1

3.0.5-rc2

3.0.5-rc3

4.0

4.0-alpha1

4.0-alpha2

4.0-alpha3

4.0-alpha4

4.0-alpha5

4.0.1

4.0.2

5.0

5.0-post1

5.0-rc1

5.0-rc2

5.0-rc3

5.0-rc4

5.0.1

Branches Tags

${ item.name }

Create tag ${ searchTerm }

Create branch ${ searchTerm }

from '36567558b7'

${ noResults }

Commit Graph

8 Commits (36567558b7714bc2c9310b7e23d6a319b122924e)

Author	SHA1	Message	Date
Nguyen Anh Quynh	04d9f8ee17	arm: update core with a lot more details provided in detail mode now. update Python & Java bindings to reflect the core's changes	10 years ago
Nguyen Anh Quynh	f721e3124d	Disassembler -> Disassembly	11 years ago
Nguyen Anh Quynh	6456481508	x86: add immediate operand (1) for SHL/SHR/ROR/ROL/SAR/SAL in detail mode & Intel syntax	11 years ago
Nguyen Anh Quynh	2ff665ad4a	arm: support asm syntax CS_OPT_SYNTAX_NOREGNAME to print out registers with numbers (ex: 'r11' rather than 'fp')	11 years ago
Nguyen Anh Quynh	4d3e852fbb	detail option: provide instruction id even when detail option is OFF	11 years ago
Nguyen Anh Quynh	a01d1546d6	x86: handle outs instruction in 16bit mode	11 years ago
pancake	f0e4eed89d	Use const on all read-only buffers	11 years ago
Nguyen Anh Quynh	26ee41aa67	initial import	11 years ago