Nguyen Anh Quynh
|
1ffc1b2201
|
arm: fix printMemBOption() that was wrongly fixed in 51888c3e08
|
10 years ago |
|
Nguyen Anh Quynh
|
6782cbf5fd
|
cython: support the newly added field mem_barrier in cs_arm
|
10 years ago |
|
Nguyen Anh Quynh
|
128124c995
|
python: typo on README
|
10 years ago |
|
Nguyen Anh Quynh
|
6f00a9827b
|
Merge branch 'next' of https://github.com/aquynh/capstone into next
|
10 years ago |
|
Nguyen Anh Quynh
|
753f44a6b7
|
capstone.h: add comment for CS_ARCH_ALL
|
10 years ago |
|
Nguyen Anh Quynh
|
39785fb3d6
|
java: add CS_SUPPORT_X86_REDUCE
|
10 years ago |
|
Nguyen Anh Quynh
|
bd8543152a
|
cython: add XCore to debug string
|
10 years ago |
|
Nguyen Anh Quynh
|
5db983d8ec
|
java: fix a wrong type for memBarrier in Arm.java
|
10 years ago |
|
Nguyen Anh Quynh
|
7b7d7455b0
|
ocaml: properly handle newly added mode CS_MODE_V8 & PPC_OP_CRX in test_ppc.ml
|
10 years ago |
|
Nguyen Anh Quynh
|
9ba1906470
|
python: test_ppc.py prints crx.scale & crx.cond as integers
|
10 years ago |
|
Nguyen Anh Quynh
|
51888c3e08
|
arm: fix some bugs reported by VS2010. thanks Axel for testing
|
10 years ago |
|
Nguyen Anh Quynh
|
0b3d95e4b3
|
java/ocaml/python: support the newly added mem_barrier field of cs_arm struct
|
10 years ago |
|
Nguyen Anh Quynh
|
8cdafda551
|
arm: add new field mem_barrier to cs_arm struct. this requires changes in bindings
|
10 years ago |
|
Nguyen Anh Quynh
|
2e40e69207
|
arm: add sample code for ARM's CS_MODE_MCLASS & CS_MODE_V8
|
10 years ago |
|
Nguyen Anh Quynh
|
83466d4277
|
test: add sample code for ARM's CS_MODE_MCLASS & CS_MODE_V8
|
10 years ago |
|
Nguyen Anh Quynh
|
435b9137bf
|
suite: delete duplicate MC input in ppc64-encoding-bookIII.s.cs
|
10 years ago |
|
Nguyen Anh Quynh
|
e07bc91349
|
ppc: fix a stupid mistake on printing operands of MR instruction
|
10 years ago |
|
Nguyen Anh Quynh
|
4c36374e2d
|
suite: normalize PPC's branch instructions having immediate operand
|
10 years ago |
|
Nguyen Anh Quynh
|
278e7270d9
|
arm: print immediate in positive form for AND/ORR/EOR/BIC instructions
|
10 years ago |
|
Nguyen Anh Quynh
|
d82b28a75f
|
ppc: do not print a dot in front of absolute address. issue reported by @pancake
|
10 years ago |
|
Nguyen Anh Quynh
|
b6f4c1da05
|
sparc: add missing ICC/XCC registers in operands[] for some alias instructions. bug reported by @pancake
|
10 years ago |
|
Nguyen Anh Quynh
|
1caeee48aa
|
sparc: absolute address for Bxx instructions. issue reported by @pancake
|
10 years ago |
|
Nguyen Anh Quynh
|
e16813d8e8
|
sparc: get absolute address for CALL. issue reported by @pancake
|
10 years ago |
|
Nguyen Anh Quynh
|
8e53890a8e
|
ocaml/java: support CS_MODE_V8 for Arm
|
10 years ago |
|
Nguyen Anh Quynh
|
63ec7c5e50
|
Merge branch 'next' of https://github.com/aquynh/capstone into next
|
10 years ago |
|
Nguyen Anh Quynh
|
c942f22a09
|
arm: support new mode CS_MODE_V8 for Armv8 A32 encodings
|
10 years ago |
|
Nguyen Anh Quynh
|
df7dde26c9
|
suite: update test_mc.py to better handle output of different formats of MC & CS
|
10 years ago |
|
Nguyen Anh Quynh
|
6999d22892
|
suite: fix inputs in MC/
|
10 years ago |
|
Nguyen Anh Quynh
|
2ac5d79353
|
arm: print floating point number in %e format
|
10 years ago |
|
Nguyen Anh Quynh
|
6ee95188b5
|
arm64: print immediate in hexa for binary bitwise arith instructions: AND/ORR/EOR/TST
|
10 years ago |
|
Nguyen Anh Quynh
|
4f99ed2a88
|
x86: more friendly disassembly for jmp16i (in the form segment:offset). issue reported by @pancake
|
10 years ago |
|
Nguyen Anh Quynh
|
6acaaa5e44
|
arm: printAddrMode5Operand() is wrong on calculating subtracted variable
|
10 years ago |
|
Nguyen Anh Quynh
|
4e17eefc57
|
arm: lowercase for apsr_nzcv
|
10 years ago |
|
Nguyen Anh Quynh
|
d865f39a68
|
arm: use lowercase for special registers
|
10 years ago |
|
Nguyen Anh Quynh
|
2593e22932
|
arm: support V8 as a mode for A32 encodings
|
10 years ago |
|
Nguyen Anh Quynh
|
05bd294920
|
mips: Mips64 does not go with Mips32R6. this fixes some 64bit instructions
|
10 years ago |
|
Nguyen Anh Quynh
|
4e20e8e24d
|
x86: 0x66 & 0x67 cannot be anywhere. this fixes CRC32 instruction
|
10 years ago |
|
Nguyen Anh Quynh
|
248519efea
|
mips: properly handle Mips32R6 mode. bug reported by Jay Oster
|
10 years ago |
|
Nguyen Anh Quynh
|
0157ba1ebe
|
arm64: add missing commas in SBFIZ/UBFIZ/SBFX/UBFX instructions
|
10 years ago |
|
Nguyen Anh Quynh
|
d5e63414b1
|
suite: indentation for test_mc.py
|
10 years ago |
|
Nguyen Anh Quynh
|
c109e8eef3
|
arm64: print shifter in decimal mode. this is to be consistent with ARM engine
|
10 years ago |
|
Nguyen Anh Quynh
|
9025e92fe2
|
suite: cleaning up test_mc.py
|
10 years ago |
|
Nguyen Anh Quynh
|
8ba7250a14
|
suite: add testsuite tool 'test_mc.sh' to compare output of Capstone & LLVM
|
10 years ago |
|
Nguyen Anh Quynh
|
278afa3380
|
suite: delete a broken MC input in intel-syntax-encoding.s.cs
|
10 years ago |
|
Nguyen Anh Quynh
|
9c9ca1290c
|
suite: add missing arch in heading info for micromips-alu-instructions-EB.s.cs
|
10 years ago |
|
Nguyen Anh Quynh
|
19c63bcf1f
|
x86: hacky temporarily fix for FEMMS instruction (3DNow). bug reported by Ben Nagy
|
10 years ago |
|
Nguyen Anh Quynh
|
4016695162
|
suite: fix MC test for 'prefetch' in 3DNow.s.cs
|
10 years ago |
|
Nguyen Anh Quynh
|
90d42bced8
|
suite: add decoding info for 3DNow.s.cs
|
10 years ago |
|
Nguyen Anh Quynh
|
c352897bac
|
suite: more tests added to x86odd.py
|
10 years ago |
|
Nguyen Anh Quynh
|
9cc87876ea
|
x86: RET imm16 comes with positive number
|
10 years ago |
