Nguyen Anh Quynh
|
80959c9a25
|
code style
|
10 years ago |
|
Nguyen Anh Quynh
|
094811415c
|
x86: handle REX properly for x64 MMX related instructions by ignoring REX.b & REX.w entirely
|
10 years ago |
|
Nguyen Anh Quynh
|
c9c3fdc3c9
|
arm64: print ADR with absolute address. bug reported by blackboxer123
|
10 years ago |
|
Nguyen Anh Quynh
|
51754231b9
|
x86: check instruction size <=15 as soon as possible
|
10 years ago |
|
Nguyen Anh Quynh
|
3539595183
|
x86: instruction length must be <= 15
|
10 years ago |
|
Nguyen Anh Quynh
|
a3d689de51
|
x86: allow to mix REX & legacy prefix repeatedly in any order
|
10 years ago |
|
Nguyen Anh Quynh
|
674db4c96f
|
ppc: fix some compilation bugs when DIET mode is enable
|
10 years ago |
|
Nguyen Anh Quynh
|
10ecdaef31
|
x86: support some new instructions or new encodings of some new instructions: MOVSXD, FXCH, FCOM, FCOMP, FSTP, FSTPNCE, NOP
|
10 years ago |
|
Nguyen Anh Quynh
|
1016d3214d
|
x86: only eliminate REX prefixes if next byte is not a legacy prefix
|
10 years ago |
|
Nguyen Anh Quynh
|
1cbc222626
|
x86: eliminate redundant REX prefixes in front of x86_64 instruction. bug reported by Aurélien Wailly
|
10 years ago |
|
Nguyen Anh Quynh
|
03a1836454
|
arm64: set absolute (rather than relative) address B/BL. issue reported by Pancake
|
10 years ago |
|
Nguyen Anh Quynh
|
c2925e9034
|
x86: accept more than one REX prefix for x86_64. bug reported by Aurélien Wailly. thanks Ange Albertini for help
|
10 years ago |
|
Nguyen Anh Quynh
|
03fb6f357d
|
x86: MOV32sm should reference word rather than dword. bug reported by Andrew Wesie
|
10 years ago |
|
Nguyen Anh Quynh
|
1befd7584a
|
x86: reverse the order of operands for alias instruction IMUL in Intel syntax. bug reported by Andrew Wesie
|
10 years ago |
|
Nguyen Anh Quynh
|
9578185ad8
|
x86: add missing operands in detail mode for 'IN/OUT reg, reg' instructions. bug reported by Andrew Wesie
|
10 years ago |
|
Nguyen Anh Quynh
|
2ce4da3726
|
x86: fix the last bug on PUSH/POP <segment> for ATT syntax
|
10 years ago |
|
Nguyen Anh Quynh
|
b32515d622
|
x86: add missing operands in detail mode for PUSH/POP <segment> instructions. bug reported by Andrew Wesie
|
10 years ago |
|
Nguyen Anh Quynh
|
5b981a4399
|
x86: also fix AT&T syntax for the last MOV32ms bug
|
10 years ago |
|
Nguyen Anh Quynh
|
ba31f26d5d
|
x86: MOV32ms should reference word rather than dword. bug reported by Gabriel Quadros
|
10 years ago |
|
Nguyen Anh Quynh
|
3caf837c9a
|
arm: alias LDR instruction with operands '[sp], 4' to POP. suggested by Pancake
|
10 years ago |
|
Nguyen Anh Quynh
|
a2934a7b6a
|
arm: print immediate op of MVN instruction in positive hexadecimal form. issue reported by Pancake
|
10 years ago |
Peter Mackay
|
4e732c7db4
|
Populate PowerPC slwi/srwi instruction details with SH operand.
|
10 years ago |
|
Nguyen Anh Quynh
|
c00bc2efb6
|
fix the left-over C89 issues introduced by Pedro
|
10 years ago |
reverser
|
68197d9a5e
|
Make it C89 compatible.
|
10 years ago |
|
reverser
|
202da41980
|
Fix compiler warnings about different sizes and sign.
|
10 years ago |
|
Nguyen Anh Quynh
|
22278ec937
|
mips & xcore: some safety guards to make sure printOperand() do not overflow Operands[] for some unknown reasons
|
10 years ago |
|
Nguyen Anh Quynh
|
aa50c645a8
|
arm64: fix ADRP (relative offset). bug reported by @shadymallow
|
10 years ago |
|
Nguyen Anh Quynh
|
23280950b7
|
arm64: cleanup
|
10 years ago |
|
Nguyen Anh Quynh
|
0d97a3b3aa
|
mips: CS_MODE_MIPS32R6 is an independent mode, and should not combine with CS_MODE_32
|
10 years ago |
Marcin Bukat
|
921a46c38f
|
mips: Fix j/jal target address calculation
|
10 years ago |
|
Nguyen Anh Quynh
|
c36e675213
|
mips: refine getFeatureBits() to make it more clear what Mips features are supported
|
10 years ago |
|
Nguyen Anh Quynh
|
1ffc1b2201
|
arm: fix printMemBOption() that was wrongly fixed in 51888c3e08
|
10 years ago |
|
Nguyen Anh Quynh
|
51888c3e08
|
arm: fix some bugs reported by VS2010. thanks Axel for testing
|
10 years ago |
|
Nguyen Anh Quynh
|
8cdafda551
|
arm: add new field mem_barrier to cs_arm struct. this requires changes in bindings
|
10 years ago |
|
Nguyen Anh Quynh
|
e07bc91349
|
ppc: fix a stupid mistake on printing operands of MR instruction
|
10 years ago |
|
Nguyen Anh Quynh
|
278e7270d9
|
arm: print immediate in positive form for AND/ORR/EOR/BIC instructions
|
10 years ago |
|
Nguyen Anh Quynh
|
d82b28a75f
|
ppc: do not print a dot in front of absolute address. issue reported by @pancake
|
10 years ago |
|
Nguyen Anh Quynh
|
b6f4c1da05
|
sparc: add missing ICC/XCC registers in operands[] for some alias instructions. bug reported by @pancake
|
10 years ago |
|
Nguyen Anh Quynh
|
1caeee48aa
|
sparc: absolute address for Bxx instructions. issue reported by @pancake
|
10 years ago |
|
Nguyen Anh Quynh
|
e16813d8e8
|
sparc: get absolute address for CALL. issue reported by @pancake
|
10 years ago |
|
Nguyen Anh Quynh
|
2ac5d79353
|
arm: print floating point number in %e format
|
10 years ago |
|
Nguyen Anh Quynh
|
6ee95188b5
|
arm64: print immediate in hexa for binary bitwise arith instructions: AND/ORR/EOR/TST
|
10 years ago |
|
Nguyen Anh Quynh
|
4f99ed2a88
|
x86: more friendly disassembly for jmp16i (in the form segment:offset). issue reported by @pancake
|
10 years ago |
|
Nguyen Anh Quynh
|
6acaaa5e44
|
arm: printAddrMode5Operand() is wrong on calculating subtracted variable
|
10 years ago |
|
Nguyen Anh Quynh
|
4e17eefc57
|
arm: lowercase for apsr_nzcv
|
10 years ago |
|
Nguyen Anh Quynh
|
d865f39a68
|
arm: use lowercase for special registers
|
10 years ago |
|
Nguyen Anh Quynh
|
2593e22932
|
arm: support V8 as a mode for A32 encodings
|
10 years ago |
|
Nguyen Anh Quynh
|
05bd294920
|
mips: Mips64 does not go with Mips32R6. this fixes some 64bit instructions
|
10 years ago |
|
Nguyen Anh Quynh
|
4e20e8e24d
|
x86: 0x66 & 0x67 cannot be anywhere. this fixes CRC32 instruction
|
10 years ago |
|
Nguyen Anh Quynh
|
248519efea
|
mips: properly handle Mips32R6 mode. bug reported by Jay Oster
|
10 years ago |
