|
|
@ -741,7 +741,6 @@ void ARM_printInst(MCInst *MI, SStream *O, void *Info) |
|
|
|
MI->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].reg = BaseReg; |
|
|
|
MI->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].reg = BaseReg; |
|
|
|
MI->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].access = CS_AC_READ | CS_AC_WRITE; |
|
|
|
MI->flat_insn->detail->arm.operands[MI->flat_insn->detail->arm.op_count].access = CS_AC_READ | CS_AC_WRITE; |
|
|
|
MI->flat_insn->detail->arm.op_count++; |
|
|
|
MI->flat_insn->detail->arm.op_count++; |
|
|
|
printf("count = %u, reg = %u\n", MI->flat_insn->detail->arm.op_count, BaseReg); |
|
|
|
|
|
|
|
} |
|
|
|
} |
|
|
|
if (Writeback) { |
|
|
|
if (Writeback) { |
|
|
|
MI->writeback = true; |
|
|
|
MI->writeback = true; |
|
|
|