6 Commits (225de53c9d446ddf1cc3ece6e99c06c8cce9b78f)

Author SHA1 Message Date
Rémi Denis-Courmont 01c5f4ad9f riscv: add Zvbb vector bit manipulation extension 9 months ago
Rémi Denis-Courmont b3825bbe45 riscv: test for assembler support 1 year ago
Rémi Denis-Courmont 1b6aee52a5 configure: probe RISC-V Vector extension 2 years ago
Shiyou Yin 9a840ffa17 avutil: [loongarch] Add support for loongarch SIMD. 3 years ago
Diego Biurrun fd502f4f5f build: Generalize yasm/nasm-related variable names 8 years ago