Chiebot-Mirror
/
FFmpeg
mirror of https://github.com/FFmpeg/FFmpeg.git
8
0
Fork 0
Code Issues Projects Releases Wiki Activity

avutil/mips: Use $at as MMI macro temporary register

Browse Source 
Some function had exceed 30 inline assembly register oprands limiation
when using LOONGSON2 version of MMI macros. We can avoid that by take
$at, which is register reserved for assembler, as temporary register.

As none of instructions used in these macros is pseudo, it is safe to
utilize $at here.

Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
Reviewed-by: Shiyou Yin <yinshiyou-hf@loongson.cn>
Signed-off-by: Michael Niedermayer <michael@niedermayer.cc>
pull/360/head
Jiaxun Yang 3 years ago committed by Michael Niedermayer
parent 1042039ccd
commit a1cd62883f
1 changed files with 66 additions and 42 deletions
Whitespace
Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL
Split View
Diff Options
Show Stats Download Patch File Download Diff File
  1. 108
      libavutil/mips/mmiutils.h

108
libavutil/mips/mmiutils.h
Unescape View File

@ -29,74 +29,103 @@
#include "libavutil/mem_internal.h"
#include "libavutil/mips/asmdefs.h"
#if HAVE_LOONGSON2
/*
* These were used to define temporary registers for MMI marcos
* however now we're using $at. They're theoretically unnecessary
* but just leave them here to avoid mess.
*/
#define DECLARE_VAR_LOW32
#define RESTRICT_ASM_LOW32
#define DECLARE_VAR_ALL64
#define RESTRICT_ASM_ALL64
#define DECLARE_VAR_ADDRT
#define RESTRICT_ASM_ADDRT
#define DECLARE_VAR_LOW32 int32_t low32
#define RESTRICT_ASM_LOW32 [low32]"=&r"(low32),
#define DECLARE_VAR_ALL64 int64_t all64
#define RESTRICT_ASM_ALL64 [all64]"=&r"(all64),
#define DECLARE_VAR_ADDRT mips_reg addrt
#define RESTRICT_ASM_ADDRT [addrt]"=&r"(addrt),
#if HAVE_LOONGSON2
#define MMI_LWX(reg, addr, stride, bias) \
PTR_ADDU "%[addrt], "#addr", "#stride" \n\t" \
"lw "#reg", "#bias"(%[addrt]) \n\t"
".set noat \n\t" \
PTR_ADDU "$at, "#addr", "#stride" \n\t" \
"lw "#reg", "#bias"($at) \n\t" \
".set at \n\t"
#define MMI_SWX(reg, addr, stride, bias) \
PTR_ADDU "%[addrt], "#addr", "#stride" \n\t" \
"sw "#reg", "#bias"(%[addrt]) \n\t"
".set noat \n\t" \
PTR_ADDU "$at, "#addr", "#stride" \n\t" \
"sw "#reg", "#bias"($at) \n\t" \
".set at \n\t"
#define MMI_LDX(reg, addr, stride, bias) \
PTR_ADDU "%[addrt], "#addr", "#stride" \n\t" \
"ld "#reg", "#bias"(%[addrt]) \n\t"
".set noat \n\t" \
PTR_ADDU "$at, "#addr", "#stride" \n\t" \
"ld "#reg", "#bias"($at) \n\t" \
".set at \n\t"
#define MMI_SDX(reg, addr, stride, bias) \
PTR_ADDU "%[addrt], "#addr", "#stride" \n\t" \
"sd "#reg", "#bias"(%[addrt]) \n\t"
".set noat \n\t" \
PTR_ADDU "$at, "#addr", "#stride" \n\t" \
"sd "#reg", "#bias"($at) \n\t" \
".set at \n\t"
#define MMI_LWC1(fp, addr, bias) \
"lwc1 "#fp", "#bias"("#addr") \n\t"
#define MMI_ULWC1(fp, addr, bias) \
"ulw %[low32], "#bias"("#addr") \n\t" \
"mtc1 %[low32], "#fp" \n\t"
".set noat \n\t" \
"ulw $at, "#bias"("#addr") \n\t" \
"mtc1 $at, "#fp" \n\t" \
".set at \n\t"
#define MMI_LWXC1(fp, addr, stride, bias) \
PTR_ADDU "%[addrt], "#addr", "#stride" \n\t" \
MMI_LWC1(fp, %[addrt], bias)
".set noat \n\t" \
PTR_ADDU "$at, "#addr", "#stride" \n\t" \
MMI_LWC1(fp, $at, bias) \
".set at \n\t"
#define MMI_SWC1(fp, addr, bias) \
"swc1 "#fp", "#bias"("#addr") \n\t"
#define MMI_USWC1(fp, addr, bias) \
"mfc1 %[low32], "#fp" \n\t" \
"usw %[low32], "#bias"("#addr") \n\t"
".set noat \n\t" \
"mfc1 $at, "#fp" \n\t" \
"usw $at, "#bias"("#addr") \n\t" \
".set at \n\t"
#define MMI_SWXC1(fp, addr, stride, bias) \
PTR_ADDU "%[addrt], "#addr", "#stride" \n\t" \
MMI_SWC1(fp, %[addrt], bias)
".set noat \n\t" \
PTR_ADDU "$at, "#addr", "#stride" \n\t" \
MMI_SWC1(fp, $at, bias) \
".set at \n\t"
#define MMI_LDC1(fp, addr, bias) \
"ldc1 "#fp", "#bias"("#addr") \n\t"
#define MMI_ULDC1(fp, addr, bias) \
"uld %[all64], "#bias"("#addr") \n\t" \
"dmtc1 %[all64], "#fp" \n\t"
".set noat \n\t" \
"uld $at, "#bias"("#addr") \n\t" \
"dmtc1 $at, "#fp" \n\t" \
".set at \n\t"
#define MMI_LDXC1(fp, addr, stride, bias) \
PTR_ADDU "%[addrt], "#addr", "#stride" \n\t" \
MMI_LDC1(fp, %[addrt], bias)
".set noat \n\t" \
PTR_ADDU "$at, "#addr", "#stride" \n\t" \
MMI_LDC1(fp, $at, bias) \
".set at \n\t"
#define MMI_SDC1(fp, addr, bias) \
"sdc1 "#fp", "#bias"("#addr") \n\t"
#define MMI_USDC1(fp, addr, bias) \
"dmfc1 %[all64], "#fp" \n\t" \
"usd %[all64], "#bias"("#addr") \n\t"
".set noat \n\t" \
"dmfc1 $at, "#fp" \n\t" \
"usd $at, "#bias"("#addr") \n\t" \
".set at \n\t"
#define MMI_SDXC1(fp, addr, stride, bias) \
PTR_ADDU "%[addrt], "#addr", "#stride" \n\t" \
MMI_SDC1(fp, %[addrt], bias)
".set noat \n\t" \
PTR_ADDU "$at, "#addr", "#stride" \n\t" \
MMI_SDC1(fp, $at, bias) \
".set at \n\t"
#define MMI_LQ(reg1, reg2, addr, bias) \
"ld "#reg1", "#bias"("#addr") \n\t" \
@ -116,11 +145,6 @@
#elif HAVE_LOONGSON3 /* !HAVE_LOONGSON2 */
#define DECLARE_VAR_ALL64
#define RESTRICT_ASM_ALL64
#define DECLARE_VAR_ADDRT
#define RESTRICT_ASM_ADDRT
#define MMI_LWX(reg, addr, stride, bias) \
"gslwx "#reg", "#bias"("#addr", "#stride") \n\t"
@ -138,12 +162,12 @@
#if _MIPS_SIM == _ABIO32 /* workaround for 3A2000 gslwlc1 bug */
#define DECLARE_VAR_LOW32 int32_t low32
#define RESTRICT_ASM_LOW32 [low32]"=&r"(low32),
#define MMI_ULWC1(fp, addr, bias) \
"ulw %[low32], "#bias"("#addr") \n\t" \
"mtc1 %[low32], "#fp" \n\t"
#define MMI_LWLRC1(fp, addr, bias, off) \
".set noat \n\t" \
"lwl $at, "#bias"+"#off"("#addr") \n\t" \
"lwr $at, "#bias"("#addr") \n\t" \
"mtc1 $at, "#fp" \n\t" \
".set at \n\t"
#else /* _MIPS_SIM != _ABIO32 */

Write Preview
Loading…
Cancel
Save